A low-noise, low-power 10-GHz CMOS VCO was developed using cost-effective 0.18-µm CMOS technology. A complementary cross-coupled topology was employed to decrease the power dissipation and phase noise. The fabricated VCO demonstrates a low phase noise of −106 dBc/Hz at an offset frequency of 1 MHz and a low power dissipation of 4.4 mW.
Introduction
Owing to the extent of multimedia data transmission, the demand for large-capacity communication systems has increased drastically. In order to meet this demand, highspeed time-division multiplex (TDM) systems have been developed thus far [1] - [3] . Several component ICs using various high-speed devices such as HBTs based on SiGe [1] and compound semiconductor devices [2] have been studied for possible use in 40-Gb/s systems at present; however, these devices are very expensive. On the other hand, 10-Gb/s transceiver LSIs can be fabricated by using a lowcost CMOS process [3] . In a conventional TDM base system, problems such as the speed limit of electronic circuits and wavelength dispersion of optical fibers have surfaced. Thus, the development of large-capacity communication systems using only TDM becomes difficult. Wavelengthdivision multiplex (WDM) systems are expected to be a breakthrough solution to these problems. In WDM systems, the transmission speed can be increased by increasing the number of channels, e.g., a 40-Gb/s transceiver can be constructed using four 10-Gb/s TDM transceivers and wavelength multiplexer/demultiplexer. In the WDM system, the number of TDM transceiver LSIs increases linearly with the number of channels. Therefore, the realization of a lowpower, low-cost LSI is a crucial issue concerning WDM systems.
In general, the chip size can be reduced by using shrunk process technology, although this is not entirely applicable to analog circuits. In particular, in analog circuits using on-chip inductors such as voltage-controlled oscillators (VCOs), the chip size cannot be reduced even by using ad- vanced process technology because most of the circuit area is occupied with on-chip inductors. Usually, the cost per unit area increases as the process is shrunk; therefore, the total cost can be reduced by using a generation-old process technology instead of the advanced one. Thus, we have developed a VCO using 0.18-µm CMOS technology. This paper describes a low-noise, low-power 10-GHz CMOS VCO. The VCO was developed using cost-effective 0.18-µm CMOS technology. A complementary crosscoupled topology was adopted to decrease the phase noise and power dissipation. The design aspects of the VCO and experimental results are discussed in the following sections.
VCO Design
The schematic of the VCO is shown in Fig. 1 . In order to reduce the phase noise and power dissipation, a complementary cross-coupled topology is adopted for a negative resistance generator. This circuit uses both nMOS (M1, M2) and pMOS transistors (M3, M4) to compensate for the losses in an LC resonator, and it does not have a biasing current source. The complementary cross-coupled topology is effective in decreasing the power dissipation. It is reported that the power dissipation in this topology is approximately 50% lower than that in the nMOS cross-coupled topology [4] . The biasing current source in the negative resistance generator is one of the important noise sources. The phase noise is degraded by the noise generated by the current source. The output voltage swing of the VCO with the current source should be increased to obtain a phase noise as low as that of the VCO without the current source; therefore, the power dissipation of the VCO with the current source is larger than that without it. Moreover, several filtering techniques are reported for the reduction of phase noise due to the current source. However, in these techniques, an additional on-chip inductor is required for the noise filter, resulting in a large chip area. The disadvantage of not using the current source is that the sensitivity to deviations in the power supply voltage increases. However, this can be overcome by careful optimization of the MOS transistor size. The simulation results show that for a 10% power supply deviation, the change in oscillation frequency is suppressed below 0.1%. Another advantage in omitting the current source is that the output voltage swing of the VCO is maximized, resulting in reduced phase noise.
The resonator consists of a symmetrical on-chip spiral inductor and an accumulation MOS (AMOS) varactor. The quality factor (Q-factor) of the on-chip inductor is determined by the loss due to the conductor resistance and electric and magnetic interactions between the inductor and Si substrate. The resonator is excited differentially by the negative resistance generator. This enhances the Q-factor of the inductor because the loss in the Si substrate is reduced [5] . Figure 2 shows the comparison of the Q-factor of a spiral inductor between single-ended and differential excitation. The inner radius of the symmetrical spiral inductor is 70 µm; width, 15 µm; number of turns, 2; and inductance, 1 nH. A maximum Q-factor of 13 is obtained at 6 GHz for single-ended excitation. On the other hand, a maximum Qfactor of 19 is obtained at 10 GHz for differential excitation, leading to a 46% increase in the Q-factor. The C max /C min ratio of the AMOS varactor is greater than that of a pn-diode varactor; this makes it suitable for low-voltage VCOs. A C max /C min ratio of 2.6 can be achieved by the AMOS varactor, resulting in a sufficient tuning range. A high Q-factor of 43 is also obtained at 10 GHz; therefore, the Q-factor of the resonator is dominated by the on-chip inductor. Figure 3 shows a photomicrograph of the VCO. The VCO was fabricated by using 0.18-µm CMOS technology. The chip size was 0.68 × 0.68 mm 2 , and the VCO core size was only 0.3 × 0.36 mm 2 . The chip was directly mounted on an evaluation board and connected by wire bonding. The output signal is propagated through a microstrip line on the evaluation board and an SMA connector. The power dissipation of the VCO including the output buffer was 52 mW while that of the VCO core was only 4.4 mW at a power supply voltage of 1.8 V. The oscillation frequency change for a power supply deviation of 10% was only 0.06%. Figure 4 (a) shows the frequency control characteristics. The oscillation frequency could be controlled from 8.82 to 11.27 GHz, achieving a 25% tuning range with a center frequency of 10 GHz. The measured results were in good agreement with the estimated design values. 
Experimental Results
where L{∆ f } is the measured phase noise at the frequency offset ∆ f from the oscillation frequency of f 0 , and P D is the power dissipation in mW. The FOMs were −176.2 dBc/Hz and −180.2 dBc/Hz at offsets of 500 kHz and 1 MHz, respectively. Figure 5 shows the comparison of the power dissipation and phase noise for recently reported VCOs. This work has realized one of the lowest power dissipation and has a phase noise comparable to recently reported VCOs.
Conclusion
A low-noise, low-power 10-GHz CMOS VCO was developed using cost-effective 0.18-µm CMOS technology. A complementary cross-coupled topology adopted for a negative resistance generator enables a reduction in the power dissipation and phase noise. In addition, the omission of the biasing current source contributes to a reduction in the phase noise. The fabricated VCO demonstrates a low phase noise of −106 dBc/Hz at 1 MHz and a low power dissipation of 4.4 mW. The FOM amounted to −180.2 dBc/Hz. The VCO core occupies an area of only 0.3 × 0.36 mm 2 .
